Abstract: This paper presents a method of modeling of R and C parasitics in VLSI circuits. A network representation is generated for finite difference discretization of 2D Laplace's equation, and a reduction algorithm is applied to this network. The solution area can be defined by any set of polygons. The new algorithm, which is O(n 1.5 ), yields directly the coefficients of capacitance or admittance matrix. In contrast to other methods, in the network reduction approach the time required for modeling depends mainly upon the complexity of the solution area but weakly upon the number of terminals. This feature is particularly valuable in application to circuit extraction.
Similar ideas have already been proposed and applied to resistance modeling [5] , [6] , [7] . In this work we extend this approach to 2D capacitance modeling and propose a new, more efficient network reduction algorithm. Our approach is especially advantageous for modeling of multiterminal devices: the number of terminals does not significantly affect the time required for modeling, whereas in the general methods outlined earlier a set of N terminals requires (N-1) solutions for different sets of bias voltages.
In this paper we focus on the network reduction algorithm. Problems of automatic definition of the solution area and grid generation are independent enough to be treated separately and are not considered here in detail.
The paper is arranged as follows. Section II introduces definitions, basic equations and equivalent network for FD discretization. Section III contains description of the network reduction algorithm. Section IV evaluates performance of this algorithm. Section V presents numerical examples, section VI contains discussion of the accuracy of the method and final discussion and conclusions can be found in section VII. Appendix A explains some details of the discretization.
II. Definitions and Basic Formulas 2.1. The Capacitance and Admittance Matrices
Spread resistances and capacitances of multiconductor systems are modeled as multiterminal elements and described in the circuit theory by coefficient matrices. For N+1 terminals (N>0) the dimension of such a matrix is N x N. One terminal is a reference node for the remaining N ones.
Capacitance coefficients Cij form a capacitance matrix [C] and are described as follows:
where Qi is the total electric charge of the i-th conductor, V i and V j are potentials of i-th and j-th conductors, respectively, Cii is the self-capacitance (i.e. the capacitance between i-th conductor and the reference node), and Cij is the mutual capacitance between conductors i and j.
Admittance coefficients Yij for a resistive area form an admittance matrix [Y] :
where Ii is a sum of N edge currents leaving or entering the i-th node and Yii and Yij are the admittances to ground and the mutual admittances, respectively.
[C] and [Y] matrices presented above can be used directly for building a netlist that represents a given physical region of VLSI circuit.
Field Equations
Spread resistance computation is based on the assumption that the divergence of the current density J is zero inside the resistive area of interest: ∇J=0. Assuming that J=σE (where σ is the conductivity) and E= -∇V, we get :
Dirichlet boundary conditions for the potential are imposed on contacts to the resistive area and homogenous Neumann boundary conditions on the rest of the edge of this area.
Capacitance computations are based on the assumption of absence of free charge in the dielectric space around conductors:
Boundary conditions for capacitances differ from those for resistances because the equation (4) describes field distribution in an infinite space. Given finite number of discretization points we have to truncate the solution domain artificially. Dirichlet boundary conditions are imposed on all conductive areas, but it is not obvious how to define proper boundary conditions on the truncation edge. An interesting solution was given by Zemanian [9] . Here, for the sake of simplicity, the truncation edge is placed far from the electrodes and homogenous Neumann boundary condition is imposed on it. Accuracy of such a simple approach is discussed in section VI.
Since (3) and (4) are identical in form, the same procedures can be used for [Y] and [C] calculations.
Finite Difference Equations and their Equivalent Network
In this paper we consider 2D problems. We use a FD approximation of equations (3) and (4) which is derived with application of the box integration method in a similar way as in [10] .
Let us consider any chosen node of the mesh and assign index P to it. Let the adjacent nodes be indexed by the set B = { 0,1,2,3 } and let the geometrical centers of these nets that include the node P define a rectangle with edge a. The FD equation for the node P is:
where:
III. The Network Reduction Algorithm Let us describe the network E in terms of a graph, nodes being vertices and admittance components being edges. Apart from vertices representing terminal nodes the vertices on the outer face differ from the others because they are connected only to three, not to four adjacent vertices. There are only two kinds of faces in the network graph: triangular and rectangular. For 2D finite difference networks we have developed an algorithm which we call "edge moving algorithm" (EMA). In EMA columns or rows of vertices are eliminated one after another by a sequence of graph transformations which preserves regularity of the graph. The sequence of transformations which is an essence of EMA consists of star to triangle and triangle to star transformations. Before we give formal description of EMA, let us show an example (Fig. 1 ).
1)
Elimination of a column starts from a node of degree 3 belonging to this column (node V on Fig 1a) . The node represents a star connection which is transformed into a triangle N. This transformation eliminates the first node of a column and creates two more triangles ( fig. 1b) . One of them, labeled T on fig.1b, will "move" to the left and the other, labeled S, will "move" to the right.
2) The next step is to choose the vertex V of a newly created triangle T which is opposite to 
5)
The triangle S, the second one created in step (1), is moved to the left in the same way.
The difference is that this time the edge moves ( fig. 1 f, g, h) towards an electrode (a vertex of high degree, usually more than 4; such a vertex is labeled 1 on fig. 1 ). This time moving of the edge stops after elimination of a parallel connection ( fig. 1h) 
6)
Each subsequent node from the column is eliminated in the same way as in steps (1) - (5) (
More precisely, the elimination of column (row) in EMA can be described as follows: The computational complexity of EMA can be estimated between O(n) and O(n 1.5 ), depending upon the shape of the solution area. Experience shows that in most cases O(n 1.5 ) is a good estimate.
For a regular finite difference network the EMA is correct (i.e. stops and produces correct result). This is because after elimination of each column the mesh has the same structure and the next column elimination can be carried out until no columns remain to eliminate. However, in circuit extraction applications it often happens that a point electrode inside the solution area has to be introduced. This is a node of order 4 which cannot be eliminated and is an obstacle for "edge moving". In such a case the EMA can usually eliminate up to 90% of the nodes, but has to be supplemented by another general method of node elimination to complete the task. Such a method is a generalization of the star to triangle transformation. If the node M 0 of degree n is directly connected to nodes M 1 ,M 2 ,..,M n through admittances y 1 ,y 2 ,..,y n , then M 0 can be eliminated as follows:
1. Remove admittances y 1 ,y 2 ,..,y n and node M 0 from the network. The equivalent admittance matrix for any network E can be found by such an elimination of each internal node. Since the node elimination time increases with the degree of the node, the overall time required for the network reduction by this general approach depends upon the sequence in which internal nodes are eliminated. Several strategies of the selection of nodes have been proposed (e.g. [7] ). They are based on the elimination of the lowest degree node in each step. The problem is similar to factorization problem solved elegantly in [12] by nested dissection in time O(n 1.5 ). In our case a generalization of nested dissection would be needed since the network is not necessary inscribed in a simple square area. The solution area can be defined by arbitrarily shaped polygons.
In order to estimate the computational complexity of the general elimination algorithm described above we shall consider a network with N nodes each connected to all the others.
Reduction of the network of such type is the most time-consuming.
Elimination of a node of degree n requires n additions, n divisions and n *(n-1)/2 multiplications. Hence the time required for this is O(n 2 ). In the worst case O(n) nodes of degree O(n) have to be eliminated, so the computational complexity of such an elimination algorithm is O(n 3 ). Our numerical experiments for networks representing FD discretization have shown that the total reduction time by the general elimination method is proportional to n 2.4 ÷n 2.9 instead of n 3 . The difference arises from the fact that in this type of network the original nodes have very low degree.
IV. Performance of the Edge Moving Algorithm
It is interesting to compare the EMA with other algorithms which solve directly the linear system resulting from FD discretization. For such a comparison we have chosen the iterative CGS algorithm [14] which exhibits O(n 1.5 ) complexity in applications to band matrices resulting from FD discretization and has a low, O(n) memory requirements. Non-iterative methods of complexity O(n 1.5 ) also exist [13] , but they tend to have bigger memory consumption.
We have compared the execution times of the network reduction algorithm with the execution time of the CGS method for the same FD meshes. All the experiments were performed on a Sun SparcStation 10/41. The implementation of CGS was optimized for the solution of linear systems representing FD discretization of the Laplace's equation. There were two different types of examples: rectangular areas and irregular areas. Fig. 2 shows the results. The execution time for square meshes is about O(n 1.5 ) for both algorithms, but the time for a single run of the network reduction algorithm is lower than a single run of CGS. For a mesh which has many internal electrodes and thus has many obstacles for "edge moving" the execution time of the network reduction algorithm tends to be about O(n 1. Accuracy of our method is not the primary subject of this paper, however it decides about the usefulness of the method to a particular application and we present a brief discussion of this topic in section VI.
Example 1 -Multiconductor Capacitances
Three wires over a ground plane and their equivalent capacitive network are shown on fig.   6a . Fig. 6b displays capacitance coefficients computed by our program. Truncation edge was placed 100 µm from the wires and 1714 mesh nodes were used (about 1.7 sec. of CPU time).
Three other sets of values are available in literature for this example: [9] , [11] and [12] . They are shown in Table 1 , normalized for ε=1 and compared with our results in a similar way as in [9, Table II ].
If an additional conductor is added to the previous configuration ( fig. 6c,d) , the capacitance matrix can be found with only slight increase of the cost of computation, when compared with the example from fig 6a, b, -about 2500 points were used here (about 3.5 sec. of CPU time).
Comparison of fig. 6b with fig. 6d shows the influence of an additional conductor 4 on the capacitance coefficients of the other three lines. In the case of conventional methods every additional terminal requires one more numerical solution of the Laplace's equation. 
VI. Accuracy Considerations
In contrast with the methods using solutions of field equations we do not perform any numerical integration or differentiation. Hence these sources of errors are not present in our approach. The sources of errors in our case are: discretization and boundary conditions. The quantitative analysis of these errors is very difficult. To estimate the accuracy we used numerical experiments. Configuration we used for accuracy estimations was an infinite metallization line over a ground plane (Fig. 5) . Analytical solution developed by Chang by means of conformal mapping [3] yields C = 27.077 (ε=1).
The Discretization Error
First order FD discretization scheme has the truncation error which is proportional to the second derivative of the potential. The derivative is not known since we have the numerical solution for the potential only.
Our numerical experiments rely on the observation that the discretization error converges to zero as the mesh becomes finer. Thus the order of magnitude for the truncation error can be estimated by analysis of the results of several computations with increasing grid density.
Assuming that all other sources of error remain unaffected by the changes of the grid density, we can use the asymptotic value in order to estimate accuracy of computations on a coarser grid ( fig. 5 ). This value can be treated as an exact value in such estimations.
Boundary Related Error for Capacitances
If the distance L between the truncation edge and the nearest conductive area is too small, it may cause a substantial underestimation of some capacitive coefficients because too small part of the infinite space is taken into account and filled with capacitive network. On the other hand, an area placed far from conductors has a small contribution to the value of the capacitance. Fig. 6 shows the results of computations for varying distances between the truncation edge and the wire. Many similar simulations for various configurations have been performed. We observed that the accuracy within several percent can be ensured if the lowest distance L between the truncation edge and any of the conductors is at least one order of magnitude greater than the largest linear dimension of all these conductors (excluding infinite ground plane).
In computations presented here the most significant error is due to discretization. This is shown on Fig. 5 . Computations have been performed on a coarse grid first and then for the mesh two-, three-and four times finer. As the grid becomes denser the computed capacitance approaches the value which can be derived from the Chang's formula.
The choice of a small value of L leads to underestimation of the capacitance ( fig. 6 ), whereas the net discretization error causes overestimation of it ( fig. 5 ). We observed that these two contradictory tendencies may compensate each other and result in an apparently accurate value of capacitance even for an extremely coarse grid when L is small. Thus the interpretation of computed results should be done carefully. First it is necessary to make the truncated domain sufficiently large what reduces the boundary related error, and then one can get reasonably accurate results if the grid is fine enough.
We use two rules that allow to achieve accuracy within several percent:
• mesh spacing at any angle point of domain's boundary should be not larger than 0.05 of smallest characteristic dimension in the vicinity of this point.
• ratio of two adjacent mesh increments should not be larger than 2.
Using these rules we obtained for the Chang's example [3] C = 27.0039. The truncation edge was 125 µm apart from the wire, the smallest mesh increment was 0.25 µm, the number of mesh nodes was 1266.
VII. Conclusions
A method of two-dimensional modeling of RC parasitics has been presented. The method relies on finite difference discretization scheme of the Laplace's equation. The "edge moving algorithm", a special network reduction procedure is used in order to find equivalent capacitances or admittances without solving the equation. This algorithm is supplemented by a general node elimination procedure which is sometimes used to eliminate last 3-10 % of nodes.
The computational complexity of O(n 1.5 ) in typical cases makes the algorithm fast enough to suit the requirements of a circuit extractor -modeling of many R and C parasitics in relatively short time. The algorithms described in this paper have been implemented in a circuit extractor EXCESS II, older version of which was presented in [6] . Our approach is especially advantageous for modeling of multiterminal devices because in contrast to other methods in our algorithm the number of terminals does not significantly affect the time required for modeling.
The solution areas can be defined by polygons with arbitrary angles because a quasitriangular discretization scheme is applied when needed (Appendix A). The accuracy within several percent is easy to obtain and this level of accuracy is usually sufficient in circuit extraction applications.
The same procedures are applicable to 2D modeling of both resistances and capacitances.
However, application of 2D capacitance modeling is limited in VLSI extraction; 3D approach is a must in many cases. It is not clear yet whether it is possible to find a network reduction technique applicable to 3D problems fast enough to compete with other modeling techniques. discretization of a resistive area requires only the use of conductivity σ instead of permittivity ε. 
